ICsense Reports Record Growth as Demand Rises for Specialized Medical ASICs

semiconductor-digest.com Nov 11, 2026

ICsense Reports Record Growth as Demand Rises for Specialized Medical ASICs

Curated by Shubham · TechCapsules · Nov 11, 2026

AI-summarised brief · reviewed before publication

ICsense, a TDK Group subsidiary and Europe’s leading fab‑independent design house, posted its strongest financial results in 22 years, with revenue up 30 % and profit rising over 50 %. The surge stems from growing demand for highly customised analogue and mixed‑signal ASICs used in brain‑computer interfaces, neuromodulation, neural recording and other implantable neuro‑technologies. As major foundries shift toward high‑volume, advanced‑node projects, customers developing low‑volume medical chips have turned to ICsense for end‑to‑end design‑to‑production support across multiple foundries. The company expanded its workforce by 10 % and plans to invest in advanced manufacturing, test equipment and cleanroom capacity over the next five years to sustain its niche market leadership.

💡 Why It Matters

· ICsense’s fab‑independent model offers a rare, reliable supply path for low‑volume medical ASICs, filling a gap left by larger foundries that are abandoning niche processes.

Capsules Semiconductors

Read full article on semiconductor-digest.com

CEA-Leti Launches SubFAB Labs with ISRL to Speed Adoption of Lower-Impact Chip…

CEA‑Leti and International SubFAB Research Labs (ISRL) inaugurated SubFAB Labs, a pre‑industrial platform that lets semiconductor firms test and qualify low‑impact manufacturing solutions. The program’s first phase, operating at CEA‑Leti’s Grenoble pilot line, will map material use, emissions, and by‑products across major IC processes, creating a reference database for partners. Industry‑funded, the initiative aims to enable proactive environmental compliance, reduce waste, and accelerate deployment of new technologies in real fabs.

💡 By providing a dedicated, high‑volume testing environment, SubFAB Labs bridges the gap between laboratory research and production, allowing companies to validate sustainability measures before costly fab integration. This proactive approach could set a new standard for environmental accountability in chip manufacturing.

semiconductor-digest.com · Nov 11

The Next Level of Efficiency in Chip Manufacturing Is Taking Shape Below…

At SEMICON Europa, DAS Environmental Experts introduced Subfab NetZero, an integrated platform linking waste‑gas abatement, emissions measurement, digital connectivity, and intelligent control for semiconductor subfab operations. The concept incorporates the new ALCEA NOx abatement system, enabling continuous capture of emissions and operating states to drive demand‑based equipment control. By aligning vacuum pumps, gas treatment units, and other sub‑cleanroom equipment, the approach aims to reduce energy, water, and chemical use while tightening emissions reporting. Early adopters in the industry are evaluating the system for cost‑efficient decarbonization.

💡 The platform offers a unified data loop that turns isolated sub‑fab equipment into a coordinated, resource‑efficient system, directly addressing rising energy costs and regulatory pressure on chip makers.

semiconductor-digest.com · Nov 11

Helion Signs Letter of Intent For $175 Million CHIPS Award to Advance…

Helion, a Washington-based fusion energy firm, secured a letter of intent to receive up to $175 million from the U.S. Department of Commerce’s CHIPS R&D Office, paired with $50 million in private capital, to develop high‑voltage semiconductors essential for commercial fusion plants. The funding will fund research, manufacturing, and advanced packaging in Washington and Vermont, creating over 100 jobs and strengthening domestic supply chains. Helion’s CEO emphasized the award’s role in advancing fusion technology and U.S. semiconductor independence.

💡 By enabling domestic production of fusion‑critical semiconductors, the award reduces reliance on overseas suppliers and accelerates the deployment of clean, high‑density energy that could reshape national power grids and defense capabilities.

nextplatform.com · Nov 11

AMD Tunes Up CPUs For Agentic AI With “Venice” Epyc Processors

AMD announced its sixth‑generation “Venice” Epyc CPUs, built on the Zen‑6 microarchitecture, to meet the rising demands of agentic AI. The new chips enhance CPU orchestration of complex AI workflows, shifting the GPU‑to‑CPU ratio toward parity in data centers. AMD’s 46% market share and continued investment in Zen technology position it to compete with Intel and support the projected 43% annual growth of agentic AI. The release underscores a strategic pivot toward AI‑centric server workloads.

💡 The move signals a broader industry shift where CPUs, not GPUs, will drive the next wave of AI infrastructure, reshaping data‑center economics and competitive dynamics.

semiconductor-digest.com · Nov 11

ACM Research Enhances Single-Wafer Hot SPM System with Sulfuric Acid Recycle Capability

ACM Research, Inc. unveiled an upgraded 170 °C Single‑Wafer Hot Sulfuric Peroxide Mixture (SPM) system that incorporates a sulfuric acid recycle feature. The new design uses a proprietary nozzle to eliminate crystalline deposits, allowing continuous operation without periodic DI water rinsing. Validation at a foundry across more than 50 process layers confirmed particle counts of 15 or fewer at 15 nm, outperforming mainstream solutions. The recycle capability achieves a 70 % acid recovery rate, saving roughly 400 tons of sulfuric acid per tool annually while maintaining stringent particle control.

💡 The system’s high‑efficiency acid reuse cuts chemical waste and operating costs, directly addressing the semiconductor industry’s growing demand for sustainable, low‑maintenance cleaning solutions.

nextplatform.com · Nov 11

How The “Venice” Epycs Measure Up Against Prior AMD Server CPUs

AMD launched the sixth‑generation “Venice” EPYC processors, expanding its server portfolio to 31 SKUs that range from 8 to 256 cores, 130 W to 600 W, and $700 to $14,904 per 1,000‑unit tray. The line uses two distinct socket designs—SP7 for high‑density models and a smaller socket for lower‑tier parts—and pairs each with either a 12‑core or 32‑core compute chiplet (CCD) built on TSMC’s 2 nm process. Both CCD types retain identical cache hierarchies while differing in scheduler tuning, delivering higher core counts at lower clocks or fewer cores at higher clocks. The SP7 socket adds 16 DDR5 channels (up to 1.6 TB/s) and 96 PCIe 6.0 lanes, with a 6 nm I/O die. AMD claims a 20 % IPC gain over Zen 5, positioning Venice ahead of Intel’s current Xeon offerings and earlier ARM server options.

💡 By marrying ultra‑dense core configurations with a dramatically faster memory and I/O subsystem, Venice gives hyperscale operators a single‑chip path to scale workloads that were previously split across multiple sockets or heterogeneous architectures.