Advanced Packaging Process Control Through Full-Field Wafer Shape Using WFPI

semiconductor-digest.com Oct 29, 2026

Advanced Packaging Process Control Through Full-Field Wafer Shape Using WFPI

Curated by Shubham · TechCapsules · Oct 29, 2026

AI-summarised brief · reviewed before publication

Wooptix’s Miguel Jimenez‑Gomis explains how wavefront phase imaging (WFPI) provides full‑wafer shape measurements throughout advanced packaging processes. WFPI captures high‑order distortions, such as four‑fold patterns in direct wafer‑to‑wafer bonds, that traditional metrology misses. By modeling in‑plane stress from WFPI data, fabs can adjust bonding parameters in real time, build predictive models, and keep downstream tools within tighter tolerances. The technique works on patterned wafers and novel substrates like glass, offering a non‑destructive, high‑speed solution for high‑volume manufacturing.

💡 Why It Matters

· WFPI’s real‑time, full‑wafer insight enables precise process adjustments that reduce yield loss and improve reliability in high‑density packaging, directly addressing the critical bottleneck of distortion control in modern semiconductor fabrication.

Capsules Semiconductors

Read full article on semiconductor-digest.com

Lam and imec Expand Collaboration to Advance Manufacturability of Next-Gen 3D Integration…

Lam Research and imec have deepened their strategic partnership to accelerate the manufacturability of next‑generation three‑dimensional (3D) integration and high‑numerical‑aperture (NA) extreme ultraviolet (EUV) lithography. The expanded collaboration adds two joint R&D thrusts: developing processes for advanced 3D integration—including thick dielectric deposition, asymmetric stress compensation, bevel deposition, plasma dicing, and high‑aspect‑ratio memory structures—and advancing Lam’s Aether dry‑resist platform for high‑NA EUV patterning. Leveraging Lam’s deposition and etch expertise with imec’s integration and high‑NA EUV facilities, the teams aim to move innovations such as charge‑trap memory materials, low‑resistivity interconnects, and sub‑20 nm ruthenium direct‑metal etch from lab to high‑volume production. Early results have shown single‑exposure patterning of sub‑20 nm interconnects with 100 % electrical yield, underscoring the partnership’s potential to meet AI‑driven performance demands.

💡 By tackling the material and patterning bottlenecks that limit 3D chiplet scaling, the alliance could unlock the density and bandwidth needed for tomorrow’s AI workloads.

semiconductor-digest.com · Oct 29

ChipAgents Expands Full-Stack Agentic AI Across Digital and Analog Chip Design

ChipAgents, the leading provider of agentic AI platforms for semiconductor design, announced that its AI‑native engineering suite now spans both digital and analog chip development, consolidating the entire design flow onto a single agentic foundation. The platform’s core, the IC‑star neural engine, integrates an IC Design Ontology, a Reasoning Core, multiphysics‑aware models—including the Renoir physics‑aware LLM—and a Design‑Driven Model Navigator to autonomously set objectives, evaluate results, and select the next action. By coordinating models, tools, and engineering knowledge, IC‑star reduces the fragmented hand‑offs that traditionally extend chip projects to 12‑18 months. ChipAgents also disclosed a partnership with NVIDIA to fine‑tune Nemotron models, achieving benchmark performance comparable to leading frontier models while delivering superior cost efficiency for both digital and analog workflows.

💡 It demonstrates that AI can now orchestrate end‑to‑end silicon creation, turning weeks‑long manual coordination into rapid, cost‑effective iterations. This capability could compress custom AI‑chip timelines from months to weeks, reshaping product development cycles.

semiconductor-digest.com · Oct 28

Enabling Next-Generation Plasma Dicing with Ultrasonic Spray Coating and Digital Lithography

EV Group researchers demonstrated that ultrasonic spray coating can apply a conformal, photo‑sensitive resist over complex bump, pillar, and cavity topographies on 200 mm and 300 mm wafers. Combined with EVG’s LITHOSCALE maskless digital lithography, the process yields narrow dicing streets (as small as 5 µm) with steep sidewalls and clean edges, eliminating the laser step required by water‑soluble coatings. The technique reduces mechanical stress, avoids contamination from film frames and tape, and scales to thinner dies and finer pitches.

💡 By removing the need for laser exposure and film‑frame handling, the method streamlines plasma dicing for advanced packaging, enabling higher throughput and lower defect rates in next‑generation semiconductor devices.

spacenews.com · Oct 28

Flexell Space and Satoro Agree to Collaborate on In-Orbit Demonstration of Next-Generation…

Flexell Space and Singapore‑based Satoro have signed an agreement to demonstrate Flexell’s next‑generation CIGS and perovskite solar cells on two CubeSat missions launched aboard SpaceX Falcon 9 rockets in 2027 and 2028. Satoro will build the satellites, while Flexell will supply the solar cells and test modules for integration. The missions aim to validate the cells’ power output, radiation tolerance and long‑term reliability in the space environment, comparing in‑orbit data with previous ground‑test results from Flexell’s 2025 and 2026 KSLV‑II flights. Collected data will inform design refinements and provide the technical evidence required for global customers, moving the technology toward commercial supply for satellites and other space infrastructure.

💡 Demonstrating ultralight, high‑efficiency solar cells in orbit will prove a viable, low‑cost power source for the growing CubeSat market, accelerating the shift to more capable, affordable satellite constellations.

semiconductor-digest.com · Oct 28

From Lab to Fab: The Rise of HiPIMS in Semiconductor Manufacturing

High‑power impulse magnetron sputtering (HiPIMS) is being transitioned from laboratory research to high‑volume semiconductor fab lines, according to a VON ARDENNE technical paper. The authors detail the engineering upgrades required to scale the process to 200 mm‑plus wafers, emphasizing real‑time voltage‑current pulse monitoring, low‑inductance feed lines, programmable pulse shaping, rapid arc suppression and advanced target cooling. Synchronized substrate biasing is highlighted as a means to accelerate ions during peak flux, yielding denser, better‑adhering films with superior step coverage. A key use case is through‑glass via (TGV) metallization for advanced packaging, where HiPIMS enables partially ion‑controlled deposition of titanium adhesion layers and copper seed films. The paper proposes a two‑ to four‑year roadmap from pilot retrofits to validated production, treating scale‑up as a comprehensive system‑engineering effort.

💡 By turning sputtering into a controllable ion‑driven process, HiPIMS can unlock tighter device geometries and more reliable interconnects in next‑generation packaging.

9to5google.com · Oct 28

RAMageddon is ready to rage on through 2030

SK Hynix announced on its earnings call that its DRAM and high‑bandwidth memory (HBM) production is fully booked through 2029, extending the global “RAMageddon” shortage for at least three more years. The company’s chief financial officer said demand growth outpaces supply, and the lead times required to build new fabs mean capacity constraints will persist into 2030. SK Hynix has already secured long‑term contracts covering more than half of its 2027‑2028 capacity, but still cannot meet all customer volume needs. Competitor Micron warned that 2027 will be tighter than 2026, while Samsung, the market leader, faces similar supply‑demand imbalances. Industry analysts note that expanding production infrastructure is a lengthy process, leaving the shortage unabated.

💡 The prolonged scarcity forces OEMs to redesign products or absorb higher component costs, reshaping pricing and launch strategies across the tech sector.